

**UNITED STATES DEPARTMENT OF COMMERCE****U.S. Patent and Trademark Office**

Address : COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450

APPLICATION NO./ CONTROL NO.	FILING DATE	FIRST NAMED INVENTOR / PATENT IN REEXAMINATION	ATTORNEY DOCKET NO.
10826985 1124.01	4/19/2004	LUO ET AL.	2269-5565.1US (02-

EXAMINER

JARRETT J. STARK

TRASK BRITT, P.C./ MICRON TECHNOLOGY
P.O. BOX 2550
SALT LAKE CITY, UT 84110

ART UNIT	PAPER
----------	-------

2823 20090309

DATE MAILED:

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner for Patents

The reply brief filed 12/17/2008 has been entered and considered. The application has been forwarded to the Board of Patent Appeals and Interferences for decision on the appeal.

/Matthew S. Smith/
Supervisory Patent Examiner, Art Unit 2823

/Jarrett J Stark/
Examiner, Art Unit 2823

OK TO ENTER: /JS/ (03/09/2009)
CONSIDERED: /JS/ (03/09/2009)

PATENT

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES**

In re Application of:

Luo et al.

Serial No.: 10/826,985

Filed: April 19, 2004

For: METHODS FOR FORMING
PROTECTIVE LAYERS ON
SEMICONDUCTOR DEVICE
COMPONENTS SO AS TO REDUCE OR
ELIMINATE THE OCCURENCE OF
DELAMINATION THEREOF AND
CRACKING THEREIN

Confirmation No.: 3493

Examiner: J. Stark

Group Art Unit: 2823

Attorney Docket No.: 2269-5565.1US

VIA ELECTRONIC FILING
December 17, 2008

REPLY BRIEF

Mail Stop Appeal Brief – Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Attn: Board of Patent Appeals and Interferences

Sirs:

This REPLY BRIEF follows the Examiner's Answer of October 17, 2008, and is being
filed in accordance with the requirements of 37 C.F.R. § 41.41.